

UNITED STATES PATENT APPLICATION

FOR

METHOD, APPARATUS, AND SYSTEM FOR HIGH SPEED DATA
TRANSFER BETWEEN ELECTRONIC DEVICES

Inventors:

HENRIK I. JOHANSEN
FRANZ OLBRICH
SEBASTIAN STEIBL
ANDREAS SCHULTEN

Prepared by:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP
12400 Wilshire Boulevard, Seventh Floor
Los Angeles, CA 90025-1026
(714) 557-3800

20030409.010302

**METHOD, APPARATUS, AND SYSTEM FOR HIGH SPEED DATA TRANSFER
BETWEEN ELECTRONIC DEVICES**

FIELD OF THE INVENTION

5 The present invention relates to the field of data communication and data transfer technology. More specifically, the present invention relates to a method, apparatus, and system for high speed data transfer between electronic devices.

10

BACKGROUND OF THE INVENTION

As computer devices and systems continue to advance and become more complex, effective and efficient techniques for transferring data between various components in data communication systems have become more and more critical in system design and implementation. Generally, in high speed data communication systems, it is desirable to transfer data in parallel form (e.g., via a parallel bus or parallel link) at the highest possible speed to allow a good trade off between the parallel width of the bus and the speed capabilities of the respective components. Current technologies allow data transfer between components at such high speeds that variations in distance between individual bits of a parallel bus may cause significant electrical skew of the bus. In general, current data communication systems or applications employ

42390P10695

various techniques to accommodate delay variations in the
round trip delay of the transmit path. However,
traditional or conventional techniques only account for
variations of one of the signals of a parallel bus (e.g.,
5 the transmit clock signal, etc.) but not for delay
variations with respect to individual bits of a parallel
bus. Accordingly, current methods or techniques to
accommodate delay variations are not effective in high
speed data communication systems where variations in
10 distance between individual bits of a parallel bus may
cause significant electrical skew of the bus.

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention will be more fully understood by reference to the accompanying drawings, in which:

5 Figure 1 shows a block diagram of a typical interface between two data communication components such as a synchronous optical network (SONET) framer and a serialization-deserialization (SERDES) device;

10 Figure 2 illustrates a more detailed block diagram of a typical interface between a SONET framer and a SERDES device;

Figure 3 shows a block diagram of one embodiment of a data communication apparatus/system according to the teachings of the present invention;

15 Figure 4 shows a flow diagram of one embodiment for a data transfer method in accordance with the teachings of the present invention;

20 Figure 5 shows a block diagram of another embodiment of a data communication apparatus/system according to the teachings of the present invention; and

Figure 6 shows a flow diagram of another embodiment of a data transfer method in accordance with the teachings of the present invention.

DETAILED DESCRIPTION

In the following detailed description numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be appreciated by one skilled in the art that the present invention may be understood and practiced without these specific details.

Figure 1 shows a block diagram of a system 100 which includes a typical interface between two data communication components such as a synchronous optical network (SONET) framer 110 and a serialization-deserialization (SERDES) device 150. As shown in Figure 1, data can be transmitted from the SONET framer 110 to the SERDES device 150 via the data path TXDATA 112. In this example, the TXDATA is 16-bit wide in parallel mode. The TXCLK signal 114 is the source synchronous clock for TXDATA and the TXCLK_SRC 116 is the reference clock from the SERDES device 150 to the SONET framer 110. Data can be transmitted from the SERDES device 150 to the SONET framer 110 via the data path RXDATA 152. In this example, the RXDATA is also 16-bit wide in parallel mode. The RXCLK 154 is a clock signal for RXDATA. In this example, the REFCLK 130 is a reference clock signal at the board level.

Figure 2 illustrates a more detailed block diagram of a system 200 including a typical interface between two

data communication devices (e.g., a SONET framer and a SERDES device). In this configuration, data are transmitted from the SONET device 210 to the SERDES device 250 via the data path TXDADA 212 which, in this example, is 16-bit wide. The RXDATA which is also 16-bit wide in this example is used for data transmission from the SERDES device 250 to the SONET framer 210. The TXCLK 214 is a source synchronous clock signal for TXDATA. The TXCLK_SRC 216 is a reference clock signal from the SERDES device 250 to the SONET framer 210. Delay variations in the round trip delay of the transmit data path (TXCLK_SRC to TXCLK) are accommodated using the clock synthesis unit 260 and the PFC unit 270. However, this only account for variations of one of the signals of a parallel bus, TXCLK in this example. This kind of delay adjustment is also called parallel delay adjustment herein. However, delay variations of individual bits are not accommodated or provided for in the traditional systems or methods of data communications.

Figure 3 shows a block diagram of one embodiment of a data communication apparatus/system 300 according to the teachings of the present invention. The system 300 as shown in Figure 3 includes a first device 310 and a second device 320 that are configured to transfer data to each other. In one embodiment, the first device 310 is configured as a transmitter device and the second device

320 is configured as a receiver device. As an example, a transmitter device can be a SONET framer and a receiver device can be a SERDES device. It should be understood and appreciated by one skilled in the art that the

5 teachings of the present invention are applicable to any system, apparatus, or method for data communication between two devices or components including those devices and components in optical networking technologies. In one embodiment, the first device 310 transmits data to the

10 second device 320 in parallel mode via a parallel bus 330. For example, the first device 310 may be configured to transmit data to the second device 320 in form of data words with each data word containing a plurality of data bits (e.g., 8 bits, 16 bits, 32 bits, etc.). As shown in

15 Figure 3, the first device or transmitter 310 includes a circuit called bit phase alignment circuit 312 and a circuit called bit position alignment circuit 314. The second device or receiver 320 includes a circuit called bit phase detect circuit 322 and a circuit called bit

20 position sampler circuit 324. In one embodiment, the bit phase detect circuit 324 is configured to individually detect the phase of each data bit against a companion parallel clock called UNLOAD_CKP 332. In one embodiment, the bit phase detect circuit 324 is configured to feed

25 back the phase information detected with respect to the individual data bits to the first device or transmitter

310 via a signal path 334 (called UNLOAD_PHASE herein).

In one embodiment, the bit phase detect circuit 324

serially feeds back the phase information to the

corresponding bit phase alignment circuit 312. In one

5 embodiment, the bit phase alignment circuit 312 is

configured to individually adjusts the output delay of

each data bit being transmitted over the parallel bus 330,

based upon the phase information received from the bit

phase detect circuit 324. Thus, delay variations with

10 respect to each individual data bit due to variations in

distance between individual bits of the parallel data bus

330 can be adjusted or accommodated accordingly. In one

embodiment, the bit position alignment circuit 314 is

configured to transmit parallel data patterns (also called

15 data samples or simply samples herein) to the bit position

sampler circuit 324 in the second device 320, via a signal

path 336 (called SAMPLE herein). In one embodiment, the

bit position sampler circuit samples and holds the

parallel data patterns received from the bit position

20 alignment circuit 314, in response to a request or order

by the bit position alignment circuit 314. In one

embodiment, the bit position sampler circuit 324, after

sampling the data patterns, feeds back the sampled data to

the bit position alignment circuit 314 via a signal path

25 340 (called UNLOAD_DATA herein). In one embodiment, the

sampled data can be fed back serially from the bit

position sampler circuit 324 to the bit position alignment circuit 314. In one embodiment, upon detecting or recognizing phase variations that are in excess of one bit of the sampled data fed back from the bit position sampler circuit 324, the bit position alignment circuit 314 individually shifts data bit positions between parallel data words to align phase variations that are in excess of one bit interval. Accordingly, phase variations in excess of one bit interval are also adjusted.

Figure 4 shows a flow diagram of one embodiment for a data transfer method 400 in accordance with the teachings of the present invention. At block 410, a plurality of data signals are transmitted in parallel mode via a parallel bus from a first device (e.g., a transmitter component in a SONET framer) to a second device (e.g., a receiver component in a SERDES device). At block 420, phase information with respect to each data signal received at the second device is detected against a corresponding clock signal. At block 430, the phase information detected at the second device is sent from the second device to the first device. At block 440, an output delay of each data signal at the first device is adjusted based on the phase information received from the second device.

Figure 5 shows a block diagram of another embodiment of a data communication system 500 according to the

10038459-010302

teachings of the present invention. The system 500 as shown in Figure 5 includes a first device 510 and a second device 520 that are configured to transfer data to each other. In one embodiment, the first device 510 is

5 configured as a transmitter device (e.g., a SERDES device) and the second device 520 is configured as a receiver device (e.g., a SONET framer). It should be understood and appreciated by one skilled in the art that the teachings of the present invention as discussed herein are

10 applicable to any system, apparatus, or method for data communication between two devices or components including those devices and components in optical networking technologies. In one embodiment, the first device 510 transmits data to the second device 520 in parallel mode

15 via a parallel bus 530. As an example, the first device 510 may be configured to transmit data to the second device 520 in form of data words with each data word having a plurality of data bits (e.g., 8 bits, 16 bits, 32 bits, etc.). As illustrated in Figure 5, in one

20 embodiment, the first device or transmitter 510 includes a circuit called comparator circuit 512. In one embodiment, the second device or receiver 520 includes a circuit called bit phase alignment circuit 522 and a circuit called bit position alignment circuit 524. In one

25 embodiment, the comparator circuit 512 compares parallel data patterns (also called data samples or samples herein)

received from the second device 520 via the signal path 536 (called LOAD_DATA) to a serially programmed parallel pattern. The comparator circuit 512 then outputs a signal 532 (called COMP_HIT herein) accompanying those data words being transmitted to the second device 520 that match the programmed pattern. In one embodiment, the bit phase alignment circuit 522 is configured to individually detect the phase of each data bit against a companion parallel clock (not shown) and to adjust the delay of the respective data received prior to sampling of the data. In one embodiment, the bit position alignment circuit 524 is configured to recognize or detect the phase variations that are in excess of one bit of the parallel data pattern when the comparator circuit 512 signals a match to the programmed pattern. In one embodiment, upon detecting or recognizing phase variations that are in excess of one bit of the parallel data pattern or sample, the bit position alignment circuit 514 individually shifts data bit positions between parallel data words to align phase variations that are in excess of one bit interval. Thus, delay variations with respect to each individual data bit due to variations in distance between individual bits of the parallel data bus 530 can be adjusted or accommodated accordingly.

Figure 6 shows a flow diagram of another embodiment of a data transfer method 600 in accordance with the

10038459.010302
2025-10-26 10:03:02

teachings of the present invention. At block 610, a plurality of data signals are transmitted in parallel mode via a parallel bus from a first device (e.g., a transmitter component in a SERDES device) to a second device (e.g., a receiver component in a SONET framer). At block 620, phase information with respect to each data signal received at the second device is detected against a corresponding clock signal. At block 630, a delay of each respective data signal received at the second device is adjusted based on the phase information detected, prior to the sampling of the data signals at the second device.

The invention has been described in conjunction with the preferred embodiment. It is evident that numerous alternatives, modifications, variations and uses will be apparent to those skilled in the art in light of the foregoing description.